Design of an ultra-low power, low complexity and low jitter PLL with digitally controlled oscillator

N. K. Anushkannan, H. Mangalam. Design of an ultra-low power, low complexity and low jitter PLL with digitally controlled oscillator. IJAIP, 15(1):98-107, 2020. [doi]

Authors

N. K. Anushkannan

This author has not been identified. Look up 'N. K. Anushkannan' in Google

H. Mangalam

This author has not been identified. Look up 'H. Mangalam' in Google