Design of BCD adder with five input majority gate for QCA

V. J. Arulkarthick, Abinaya Rathinaswamy, K. Srihari. Design of BCD adder with five input majority gate for QCA. Microprocessors and Microsystems, 75:103040, 2020. [doi]

Authors

V. J. Arulkarthick

This author has not been identified. Look up 'V. J. Arulkarthick' in Google

Abinaya Rathinaswamy

This author has not been identified. Look up 'Abinaya Rathinaswamy' in Google

K. Srihari

This author has not been identified. Look up 'K. Srihari' in Google