Timing Aware Interconnect Prediction Models for FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shankar Balachandran, Dinesh Bhatia. Timing Aware Interconnect Prediction Models for FPGAs. In Tero Rissa, Steven J. E. Wilton, Philip Heng Wai Leong, editors, Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005. pages 167-172, IEEE, 2005.

This author has not been identified. Look up 'Shankar Balachandran' in GoogleThis author has not been identified. Look up 'Dinesh Bhatia' in Google

runs on WebDSL