Secure Interface Architecture for Charge Trap Transistor (CTT) Based EEPROM

Vishal Reddy Banala, Cheng Hao, Chris Hutchens. Secure Interface Architecture for Charge Trap Transistor (CTT) Based EEPROM. In Hoi Lee, Randall L. Geiger, editors, 62nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2019, Dallas, TX, USA, August 4-7, 2019. pages 219-222, IEEE, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.