Using UML Sequence Diagrams and State Machines for Test Input Generation

Aritra Bandyopadhyay, Sudipto Ghosh. Using UML Sequence Diagrams and State Machines for Test Input Generation. In 19th International Symposium on Software Reliability Engineering (ISSRE 2008), 11-14 November 2008, Seattle/Redmond, WA, USA. pages 309-310, IEEE Computer Society, 2008. [doi]

Authors

Aritra Bandyopadhyay

This author has not been identified. Look up 'Aritra Bandyopadhyay' in Google

Sudipto Ghosh

This author has not been identified. Look up 'Sudipto Ghosh' in Google