Eduardas Bareisa, Vacius Jusas, Kestutis Motiejunas, Rimantas Seinauskas. Functional delay test generation approach using a software prototype of the circuit. Comput. Sci. Inf. Syst., 10(3):1165-1184, 2013. [doi]
No references recorded for this publication.
No citations of this publication recorded.