Integrating Side Channel Security in the FPGA Hardware Design Flow - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Alessandro Barenghi, Matteo Brevi, William Fornaciari, Gerardo Pelosi, Davide Zoni. Integrating Side Channel Security in the FPGA Hardware Design Flow. In Guido Marco Bertoni, Francesco Regazzoni 0001, editors, Constructive Side-Channel Analysis and Secure Design - 11th International Workshop, COSADE 2020, Lugano, Switzerland, April 1-3, 2020, Revised Selected Papers. Volume 12244 of Lecture Notes in Computer Science, pages 275-290, Springer, 2020. [doi]

This author has not been identified. Look up 'Alessandro Barenghi' in GoogleThis author has not been identified. Look up 'Matteo Brevi' in GoogleThis author has not been identified. Look up 'William Fornaciari' in GoogleThis author has not been identified. Look up 'Gerardo Pelosi' in GoogleThis author has not been identified. Look up 'Davide Zoni' in Google

runs on WebDSL