The following publications are possibly variants of this publication:
- Designing HFPGA-based Mealy FSMs with transformation of output functionsKamil Mielcarek, Alexander Barkalov, Larysa Titarenko. mixdes 2017: 250-253 [doi]
- Design of CPLD-based mealy FSMs with countersAlexander Barkalov, Larysa Titarenko, Slawomir Chmielewski. mocast 2018: 1-4 [doi]
- Design of FPGA-based Mealy FSMs with CountersAlexander Barkalov, Larysa Titarenko, Kamil Mielcarek, Slawomir Chmielewski. mixdes 2018: 136-139 [doi]
- Design of FPGA-Based Mealy FSMs with CountersAlexander Barkalov, Larysa Titarenko, Slawomir Chmielewski, Kamil Mielcarek. mocast 2019: 1-4 [doi]
- Designing FPGA-Based Mealy FSMs with Two Levels of LogicAlexander Barkalov, Larysa Titarenko, Kamil Mielcarek. mocast 2019: 1-4 [doi]
- Designing Moore FSM with Transformation of State CodesKamil Mielcarek, Alexander Barkalov, Larisa Titarenko. cisim 2017: 557-568 [doi]
- Designing Moore FSM with extended class codesKamil Mielcarek, Alexander Barkalov, Larysa Titarenko. mocast 2017: 1-4 [doi]