Level-2 cache for high performance /390 μ-processors

H. Barsuhn, W. Lochlein, D. Wendel, U. Wille, P. Coppens. Level-2 cache for high performance /390 μ-processors. Journal of Systems Architecture, 35(1-5):303-309, 1992. [doi]

Authors

H. Barsuhn

This author has not been identified. Look up 'H. Barsuhn' in Google

W. Lochlein

This author has not been identified. Look up 'W. Lochlein' in Google

D. Wendel

This author has not been identified. Look up 'D. Wendel' in Google

U. Wille

This author has not been identified. Look up 'U. Wille' in Google

P. Coppens

This author has not been identified. Look up 'P. Coppens' in Google