Designing Chip-Level Nanophotonic Interconnection Networks

Christopher Batten, Ajay Joshi, Vladimir Stojanovic, Krste Asanovic. Designing Chip-Level Nanophotonic Interconnection Networks. IEEE J. Emerg. Sel. Topics Circuits Syst., 2(2):137-153, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.