A flip-flop implementation for the DPA-resistant Delay-based Dual-rail Pre-charge Logic family

Simone Bongiovanni, Mauro Olivieri, Giuseppe Scotti, Alessandro Trifiletti. A flip-flop implementation for the DPA-resistant Delay-based Dual-rail Pre-charge Logic family. In Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, Gdynia, Poland, June 20-22, 2013. pages 163-168, IEEE, 2013. [doi]

Authors

Simone Bongiovanni

This author has not been identified. Look up 'Simone Bongiovanni' in Google

Mauro Olivieri

This author has not been identified. Look up 'Mauro Olivieri' in Google

Giuseppe Scotti

This author has not been identified. Look up 'Giuseppe Scotti' in Google

Alessandro Trifiletti

This author has not been identified. Look up 'Alessandro Trifiletti' in Google