Modeling of a floating-gate EEPROM cell using a charge sheet approach including variable tunneling capacitance and polysilicon gate depletion effect

Rachid Bouchakour, N. Harabech, P. Canet, Ph. Boivin, J. M. Mirabel. Modeling of a floating-gate EEPROM cell using a charge sheet approach including variable tunneling capacitance and polysilicon gate depletion effect. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 822-825, IEEE, 2001. [doi]

Authors

Rachid Bouchakour

This author has not been identified. Look up 'Rachid Bouchakour' in Google

N. Harabech

This author has not been identified. Look up 'N. Harabech' in Google

P. Canet

This author has not been identified. Look up 'P. Canet' in Google

Ph. Boivin

This author has not been identified. Look up 'Ph. Boivin' in Google

J. M. Mirabel

This author has not been identified. Look up 'J. M. Mirabel' in Google