A Quasi-Delay-Insensitive Method to Overcome Transistor Variation

C. Brej, Jim D. Garside. A Quasi-Delay-Insensitive Method to Overcome Transistor Variation. In 18th International Conference on VLSI Design (VLSI Design 2005), with the 4th International Conference on Embedded Systems Design, 3-7 January 2005, Kolkata, India. pages 368-373, IEEE Computer Society, 2005. [doi]

Authors

C. Brej

This author has not been identified. Look up 'C. Brej' in Google

Jim D. Garside

This author has not been identified. Look up 'Jim D. Garside' in Google