Parallel and pipelined VLSI implementation of a staged decoder for BCM signals

Giuseppe Caire, Javier Ventura-Traveset, J. Murphy, S. Y. Kung. Parallel and pipelined VLSI implementation of a staged decoder for BCM signals. VLSI Signal Processing, 11(3):195-211, 1995. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.