A scheme for the VLSI implementation of FIR digital filters with reduced latency

Christos Gr. Caraiscos, Kiamal Z. Pekmestzi. A scheme for the VLSI implementation of FIR digital filters with reduced latency. In 9th European Signal Processing Conference, EUSIPCO 1998, Island of Rhodes, Greece, 8-11 September, 1998. pages 1-4, IEEE, 1998. [doi]

Authors

Christos Gr. Caraiscos

This author has not been identified. Look up 'Christos Gr. Caraiscos' in Google

Kiamal Z. Pekmestzi

This author has not been identified. Look up 'Kiamal Z. Pekmestzi' in Google