Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Snaider Carrillo, Jim Harkin, Liam McDaid, Fearghal Morgan, Sandeep Pande, Seamus Cawley, Brian McGinley. Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations. IEEE Trans. Parallel Distrib. Syst., 24(12):2451-2461, 2013. [doi]

This author has not been identified. Look up 'Snaider Carrillo' in GoogleThis author has not been identified. Look up 'Jim Harkin' in GoogleThis author has not been identified. Look up 'Liam McDaid' in GoogleThis author has not been identified. Look up 'Fearghal Morgan' in GoogleThis author has not been identified. Look up 'Sandeep Pande' in GoogleThis author has not been identified. Look up 'Seamus Cawley' in GoogleThis author has not been identified. Look up 'Brian McGinley' in Google

runs on WebDSL