Memory architecture template for Fast Block Matching algorithms on FPGAs

Shant Chandrakar, Abraham Clements, Arvind Sudarsanam, Aravind Dasu. Memory architecture template for Fast Block Matching algorithms on FPGAs. In 24th IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010, Atlanta, Georgia, USA, 19-23 April 2010 - Workshop Proceedings. pages 1-8, IEEE, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.