A 3D IC designs partitioning algorithm with power consideration

Ho-lin Chang, Hsiang-Cheng Lai, Tsu-Yun Hsueh, Wei-Kai Cheng, Mely Chen Chi. A 3D IC designs partitioning algorithm with power consideration. In Keith A. Bowman, Kamesh V. Gadepally, Pallab Chatterjee, Mark M. Budnik, Lalitha Immaneni, editors, Thirteenth International Symposium on Quality Electronic Design, ISQED 2012, Santa Clara, CA, USA, March 19-21, 2012. pages 137-142, IEEE, 2012. [doi]

Authors

Ho-lin Chang

This author has not been identified. Look up 'Ho-lin Chang' in Google

Hsiang-Cheng Lai

This author has not been identified. Look up 'Hsiang-Cheng Lai' in Google

Tsu-Yun Hsueh

This author has not been identified. Look up 'Tsu-Yun Hsueh' in Google

Wei-Kai Cheng

This author has not been identified. Look up 'Wei-Kai Cheng' in Google

Mely Chen Chi

This author has not been identified. Look up 'Mely Chen Chi' in Google