Buffered Clock Tree for High Quality IC Design

Rishi Chaturvedi, Jiang Hu. Buffered Clock Tree for High Quality IC Design. In 5th International Symposium on Quality of Electronic Design (ISQED 2004), 22-24 March 2004, San Jose, CA, USA. pages 381-386, IEEE Computer Society, 2004. [doi]

No reviews for this publication, yet.