3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations

Sourindra Chaudhuri, Niraj K. Jha. 3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations. JETC, 10(3):26, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.