Synthesis of Finite State Machines for Low Power and Testability

S. Chaudhury, S. Chattopadhyay, J. Srinivasa Rao. Synthesis of Finite State Machines for Low Power and Testability. In IEEE Asia Pacific Conference on Circuits and Systems 2006, APCCAS 2006, Singapore, 4-7 December 2006. pages 1434-1437, IEEE, 2006. [doi]

Authors

S. Chaudhury

This author has not been identified. Look up 'S. Chaudhury' in Google

S. Chattopadhyay

This author has not been identified. Look up 'S. Chattopadhyay' in Google

J. Srinivasa Rao

This author has not been identified. Look up 'J. Srinivasa Rao' in Google