A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs

Shuming Chen, Xiangyuan Liu. A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs. In First International Symposium on Networks-on-Chips, NOCS 2007, 7-9 May 2007, Princeton, New Jersey, USA, Proceedings. pages 75-82, IEEE Computer Society, 2007. [doi]

Authors

Shuming Chen

This author has not been identified. Look up 'Shuming Chen' in Google

Xiangyuan Liu

This author has not been identified. Look up 'Xiangyuan Liu' in Google