Architecture design of high-efficient and non-memory AES crypto-core for WPAN

Rong-Jian Chen, Jun-Jian Lin, Su-Min Hung, Jui-Lin Lai, Shi-Jinn Horng. Architecture design of high-efficient and non-memory AES crypto-core for WPAN. Concurrency - Practice and Experience, 23(12):1332-1347, 2011. [doi]

Authors

Rong-Jian Chen

This author has not been identified. Look up 'Rong-Jian Chen' in Google

Jun-Jian Lin

This author has not been identified. Look up 'Jun-Jian Lin' in Google

Su-Min Hung

This author has not been identified. Look up 'Su-Min Hung' in Google

Jui-Lin Lai

This author has not been identified. Look up 'Jui-Lin Lai' in Google

Shi-Jinn Horng

This author has not been identified. Look up 'Shi-Jinn Horng' in Google