An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware

Tao Chen, Shreesha Srinath, Christopher Batten, G. Edward Suh. An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware. In 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018, Fukuoka, Japan, October 20-24, 2018. pages 55-67, IEEE, 2018. [doi]

Authors

Tao Chen

This author has not been identified. Look up 'Tao Chen' in Google

Shreesha Srinath

This author has not been identified. Look up 'Shreesha Srinath' in Google

Christopher Batten

This author has not been identified. Look up 'Christopher Batten' in Google

G. Edward Suh

This author has not been identified. Look up 'G. Edward Suh' in Google