Bridge Fault simulation strategies for CMOS integrated Circuits

Brian Chess, Tracy Larrabee. Bridge Fault simulation strategies for CMOS integrated Circuits. In DAC. pages 458-462, 1993. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.