Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method

Wei-Chun Chin, Andrei Pashkovich, José E. Schutt-Ainé, Nur Syazreen Ahmad, Patrick Goh. Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method. IEEE Access, 9:159334-159348, 2021. [doi]

Authors

Wei-Chun Chin

This author has not been identified. Look up 'Wei-Chun Chin' in Google

Andrei Pashkovich

This author has not been identified. Look up 'Andrei Pashkovich' in Google

José E. Schutt-Ainé

This author has not been identified. Look up 'José E. Schutt-Ainé' in Google

Nur Syazreen Ahmad

This author has not been identified. Look up 'Nur Syazreen Ahmad' in Google

Patrick Goh

This author has not been identified. Look up 'Patrick Goh' in Google