A new systolic array algorithm for a high throughput low cost VLSI implementation of DCT

Doru-Florin Chiper, M. N. S. Swamy, M. Omair Ahmad. A new systolic array algorithm for a high throughput low cost VLSI implementation of DCT. In 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008, St. Julien's, Malta, August 31 2008-September 3, 2008. pages 490-493, IEEE, 2008. [doi]

Authors

Doru-Florin Chiper

This author has not been identified. Look up 'Doru-Florin Chiper' in Google

M. N. S. Swamy

This author has not been identified. Look up 'M. N. S. Swamy' in Google

M. Omair Ahmad

This author has not been identified. Look up 'M. Omair Ahmad' in Google