Majority logic circuits optimisation by node merging - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chun-Che Chung, Yung-Chih Chen, Chun-Yao Wang, Chia-Cheng Wu. Majority logic circuits optimisation by node merging. In 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017, Chiba, Japan, January 16-19, 2017. pages 714-719, IEEE, 2017. [doi]

This author has not been identified. Look up 'Chun-Che Chung' in GoogleThis author has not been identified. Look up 'Yung-Chih Chen' in GoogleThis author has not been identified. Look up 'Chun-Yao Wang' in GoogleThis author has not been identified. Look up 'Chia-Cheng Wu' in Google

runs on WebDSL