High performance FPGA-based implementation of a parallel multiplier-accumulator

Marek Cieplucha. High performance FPGA-based implementation of a parallel multiplier-accumulator. In Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, Gdynia, Poland, June 20-22, 2013. pages 485-489, IEEE, 2013. [doi]

Authors

Marek Cieplucha

This author has not been identified. Look up 'Marek Cieplucha' in Google