A Fixed Latency ORBGRAND Decoder Architecture With LUT-Aided Error-Pattern Scheduling - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Carlo Condo. A Fixed Latency ORBGRAND Decoder Architecture With LUT-Aided Error-Pattern Scheduling. IEEE Trans. Circuits Syst. I Regul. Pap., 69(5):2203-2211, 2022. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL