2.4 A 2-to-16GHz BiCMOS ΔΣ fractional-N PLL synthesizer with integrated VCOs and frequency doubler for wireless backhaul applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tino Copani, Claudio Asero, Matteo Colombo, Paolo Aliberti, Giuseppe Martino, Francesco Clerici. 2.4 A 2-to-16GHz BiCMOS ΔΣ fractional-N PLL synthesizer with integrated VCOs and frequency doubler for wireless backhaul applications. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 42-43, IEEE, 2016. [doi]

This author has not been identified. Look up 'Tino Copani' in GoogleThis author has not been identified. Look up 'Claudio Asero' in GoogleThis author has not been identified. Look up 'Matteo Colombo' in GoogleThis author has not been identified. Look up 'Paolo Aliberti' in GoogleThis author has not been identified. Look up 'Giuseppe Martino' in GoogleThis author has not been identified. Look up 'Francesco Clerici' in Google

runs on WebDSL