Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Dipankar Das, Rajeev Kumar, P. P. Chakrabarti. Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications. In 13th Asia-Pacific Software Engineering Conference (APSEC 2006), 6-8 December 2006, Bangalore, India. pages 199-208, IEEE Computer Society, 2006. [doi]

This author has not been identified. Look up 'Dipankar Das' in GoogleThis author has not been identified. Look up 'Rajeev Kumar' in GoogleThis author has not been identified. Look up 'P. P. Chakrabarti' in Google

runs on WebDSL