Feasibility Studies of EEPROM Memory Implementations in VeSTIC Technology

Bartosz Dec, Andrzej Pfitzner. Feasibility Studies of EEPROM Memory Implementations in VeSTIC Technology. In 25th International Conference "Mixed Design of Integrated Circuits and System", MIXDES 2018, Gdynia, Poland, June 21-23, 2018. pages 275-279, IEEE, 2018. [doi]

Authors

Bartosz Dec

This author has not been identified. Look up 'Bartosz Dec' in Google

Andrzej Pfitzner

This author has not been identified. Look up 'Andrzej Pfitzner' in Google