Carbon nanotube transistor compact model for circuit design and performance optimization

Jie Deng, Albert Lin, Gordon C. Wan, H.-S. Philip Wong. Carbon nanotube transistor compact model for circuit design and performance optimization. JETC, 4(2), 2008. [doi]

Authors

Jie Deng

This author has not been identified. Look up 'Jie Deng' in Google

Albert Lin

This author has not been identified. Look up 'Albert Lin' in Google

Gordon C. Wan

This author has not been identified. Look up 'Gordon C. Wan' in Google

H.-S. Philip Wong

This author has not been identified. Look up 'H.-S. Philip Wong' in Google