Translating Imperative Affine Nested Loop Programs into Process Networks

Ed F. Deprettere, Edwin Rijpkema, Bart Kienhuis. Translating Imperative Affine Nested Loop Programs into Process Networks. In Ed F. Deprettere, Jürgen Teich, Stamatis Vassiliadis, editors, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS. Volume 2268 of Lecture Notes in Computer Science, pages 89-111, Springer, 2002. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.