Erkan Diken, Roel Jordans, Rosilde Corvino, Lech Józwiak, Henk Corporaal, Felipe Augusto Chies. Construction and exploitation of VLIW ASIPs with heterogeneous vector-widths. Microprocessors and Microsystems, 38(8):947-959, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.