Validation of Loop Parallelization and Loop Vectorization Transformations

Sudakshina Dutta, Dipankar Sarkar, Arvind Rawat, Kulwant Singh. Validation of Loop Parallelization and Loop Vectorization Transformations. In Leszek A. Maciaszek, Joaquim Filipe, editors, ENASE 2016 - Proceedings of the 11th International Conference on Evaluation of Novel Approaches to Software Engineering, Rome, Italy 27-28 April, 2016. pages 195-202, SciTePress, 2016. [doi]

Authors

Sudakshina Dutta

This author has not been identified. Look up 'Sudakshina Dutta' in Google

Dipankar Sarkar

This author has not been identified. Look up 'Dipankar Sarkar' in Google

Arvind Rawat

This author has not been identified. Look up 'Arvind Rawat' in Google

Kulwant Singh

This author has not been identified. Look up 'Kulwant Singh' in Google