High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process

Amir Fathi, Abdollah Khoei, Khayrollah Hadidi. High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process. Journal of Circuits, Systems, and Computers, 24(4), 2015. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.