Spur-reduction techniques for PLLs using sub-sampling phase detection

Xiang Gao, Eric A. M. Klumperink, Gerard Socci, Mounir Bohsali, Bram Nauta. Spur-reduction techniques for PLLs using sub-sampling phase detection. In IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010. pages 474-475, IEEE, 2010. [doi]

Authors

Xiang Gao

This author has not been identified. Look up 'Xiang Gao' in Google

Eric A. M. Klumperink

This author has not been identified. Look up 'Eric A. M. Klumperink' in Google

Gerard Socci

This author has not been identified. Look up 'Gerard Socci' in Google

Mounir Bohsali

This author has not been identified. Look up 'Mounir Bohsali' in Google

Bram Nauta

This author has not been identified. Look up 'Bram Nauta' in Google