IEEE 754 floating-point addition for neuromorphic architecture

Arun M. George, Rahul Sharma, Shrisha Rao. IEEE 754 floating-point addition for neuromorphic architecture. Neurocomputing, 366:74-85, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.