REad/access-preferred (REAP) SRAM - architecture-aware bit cell design for improved yield and lower VMIN

Ashish Goel, Patrick Ndai, Jaydeep P. Kulkarni, Kaushik Roy. REad/access-preferred (REAP) SRAM - architecture-aware bit cell design for improved yield and lower VMIN. In IEEE Custom Integrated Circuits Conference, CICC 2009, San Jose, California, USA, 13-16 September, 2009, Proceedings. pages 503-506, IEEE, 2009. [doi]

Authors

Ashish Goel

This author has not been identified. Look up 'Ashish Goel' in Google

Patrick Ndai

This author has not been identified. Look up 'Patrick Ndai' in Google

Jaydeep P. Kulkarni

This author has not been identified. Look up 'Jaydeep P. Kulkarni' in Google

Kaushik Roy

This author has not been identified. Look up 'Kaushik Roy' in Google