FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder

Man Guo, M. Omair Ahmad, M. N. Shanmukha Swamy, Chunyan Wang. FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder. IEEE Trans. on Circuits and Systems, 52-I(2):350-365, 2005. [doi]

Authors

Man Guo

This author has not been identified. Look up 'Man Guo' in Google

M. Omair Ahmad

This author has not been identified. Look up 'M. Omair Ahmad' in Google

M. N. Shanmukha Swamy

This author has not been identified. Look up 'M. N. Shanmukha Swamy' in Google

Chunyan Wang

This author has not been identified. Look up 'Chunyan Wang' in Google