Reducing Network Hardware Quantity by Employing Multi-Processor Cluster Structure in Distributed Memory Parallel Processors

Naoki Hamanaka, Junji Nakagoshi, Teruo Tanaka. Reducing Network Hardware Quantity by Employing Multi-Processor Cluster Structure in Distributed Memory Parallel Processors. In Luc Bougé, Michel Cosnard, Yves Robert, Denis Trystram, editors, Parallel Processing: CONPAR 92 - VAPP V, Second Joint International Conference on Vector and Parallel Processing, Lyon, France, September 1-4, 1992, Proceedings. Volume 634 of Lecture Notes in Computer Science, pages 25-30, Springer, 1992.

Authors

Naoki Hamanaka

This author has not been identified. Look up 'Naoki Hamanaka' in Google

Junji Nakagoshi

This author has not been identified. Look up 'Junji Nakagoshi' in Google

Teruo Tanaka

This author has not been identified. Look up 'Teruo Tanaka' in Google