Time Slot Assignment Algorithms to Upstream Links for Decreasing Transmission Latency in IEEE 802.16j Networks

Go Hasegawa, Shinpei Tanaka, Yoshiaki Taniguchi, Hirotaka Nakano. Time Slot Assignment Algorithms to Upstream Links for Decreasing Transmission Latency in IEEE 802.16j Networks. IEICE Transactions, 95-B(5):1793-1801, 2012. [doi]

Authors

Go Hasegawa

This author has not been identified. Look up 'Go Hasegawa' in Google

Shinpei Tanaka

This author has not been identified. Look up 'Shinpei Tanaka' in Google

Yoshiaki Taniguchi

This author has not been identified. Look up 'Yoshiaki Taniguchi' in Google

Hirotaka Nakano

This author has not been identified. Look up 'Hirotaka Nakano' in Google