Sequential circuit test generation by real number simulation

Kazunori Hikone, Mitsuji Ikeda, Kazumi Hatayama, Terumine Hayashi. Sequential circuit test generation by real number simulation. Systems and Computers in Japan, 24(9):64-75, 1993. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.