Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m)

Huong Ho. Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m). VLSI Signal Processing, 75(3):203-208, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.