The Design of a Testable Parallel Multiplier

Sung Je Hong. The Design of a Testable Parallel Multiplier. IEEE Transactions on Computers, 39(3):411-416, 1990.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.