Modeling and verification of high-speed wired links with Verilog-AMS

Ming-Ta Hsieh, Gerald E. Sobelman. Modeling and verification of high-speed wired links with Verilog-AMS. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Authors

Ming-Ta Hsieh

This author has not been identified. Look up 'Ming-Ta Hsieh' in Google

Gerald E. Sobelman

This author has not been identified. Look up 'Gerald E. Sobelman' in Google