A High-Performance Bidirectional Compiler for conversion between SystemC and Verilog - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chenyu Huang, Huaien Gao, Yongfeng Zhong, Shuting Cai. A High-Performance Bidirectional Compiler for conversion between SystemC and Verilog. In HP3C 2022: 6th International Conference on High Performance Compilation, Computing and Communications, Virtual Event, China, June 23-25, 2022. pages 124-130, ACM, 2022. [doi]

This author has not been identified. Look up 'Chenyu Huang' in GoogleThis author has not been identified. Look up 'Huaien Gao' in GoogleThis author has not been identified. Look up 'Yongfeng Zhong' in GoogleThis author has not been identified. Look up 'Shuting Cai' in Google

runs on WebDSL