A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mingqiang Huang, Yucen Liu, Changhai Man, Kai Li, Quan Cheng, Wei Mao, Hao Yu 0001. A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap., 69(9):3619-3631, 2022. [doi]

This author has not been identified. Look up 'Mingqiang Huang' in GoogleThis author has not been identified. Look up 'Yucen Liu' in GoogleThis author has not been identified. Look up 'Changhai Man' in GoogleThis author has not been identified. Look up 'Kai Li' in GoogleThis author has not been identified. Look up 'Quan Cheng' in GoogleThis author has not been identified. Look up 'Wei Mao' in GoogleThis author has not been identified. Look up 'Hao Yu 0001' in Google

runs on WebDSL